

INTELLECTUAL POWER AWARE ROUTING(IPAR) METHODOLOGY FOR CONFIGURING NOC ARCHITECTURE

Mohanraj S¹, Sakthisudhan K²

¹Department of Electronics and Communication Engineering,
M.Kumarasamy College of Engineering, Karur, Tamilnadu, India

²Department of Electronics and Communication Engineering,
Dr.N.G.P. Institute of Technology, Coimbatore, Tamilnadu, India
mohanmahi17@gmail.com

Abstract:

Recently, System On Chip finds its applications in the hard-real time fields like Medical, Tele-Emergency, Automotives, Hospital management systems. These areas require more attention in terms of power and intelligence. To meet this above criterion, System on Chip Architecture itself needs the redefinition in terms of Core Interconnection architectures. Nowadays Implementation of Network On Chip(NoC) is popular for SoC but meeting the Power efficiency and intelligence in NOC routing is a strained challenge among the researchers. Hence we propose the new algorithm called Intellectual Power-Aware Routing(IPAR) for making the NoC flexible and scalable for the SoC architectures which can be further implemented for the Hard-Real Time Applications.

Keywords: IPAR, NoC, SoC, interconnection, Hard Real-Time Systems, Power Efficiency, Scalable.

I. Introduction

System on Chip (SoC) grown into a complex form due to which the number of cores has been incorporated for the heterogeneous embedded applications. But increase in the number of cores will make parameters such as speed, energy and performance also to be more and more complex.

To meet this criterion, Network-On-Chip design has been proposed as the solutions for the communication between the 'n' numbers of the cores in the single CPU. In recent times, communication between the cores is established by the data network interface and the control network interface. Maintaining the performance and the communication among the CPU cores are significantly complex and routing algorithms has been proposed for effective communication. The most Recent algorithm is being adaptive shortest path determination among the cores[1] but the implementation for the power-efficient is still remaining on the darker side of the research.

The main objective of this work is to design a power-efficient and intellectual algorithm that can be suitable for the Network-On-Chip(NoC) architecture. The proposed algorithm works in the mechanism called IDM(Intellectual Distance measurement) in which the packets have been routed from the source cores to the destination core by selecting the least power and the distance between the cores. The Algorithms makes use of power consumption in accordance with the distance. The paper has been organized in the following manner, In Section II, related works have been reviewed. In Section III, the NoC framework has been focusedSection IV discusses about the proposed work with its Power model.

II. Related Works:

Adaptive Fuzzy based Routing algorithms for the NoC in SoC has been discussed by Masoud Dehyadegari et.al [1] where it explains the adaptive fuzzy rules for deciding the power consumption in the cores. But the fuzzy rules sets have been formulated for a certain threshold and deals with read and write operations. Power Distribution in NoCs through a Fuzzy Selection has been discussed by Nastaran Salehi et.al[2]. The author explains the implementation of the Fuzzy controllers for effective power control mechanisms to reduce the average delays and decrease the power consumption.

The Implementation of the Intelligent mapping algorithms for NoC has been discussed by M.Taassori et.al[3]. This work describes the advantages of the Fuzzy based mapping techniques in the NoC and also the usage of Genetic algorithms and Simulating Annealing algorithms for the decent decrease in power consumption and the average delay in the NoC. A fuzzy-based power-aware routing algorithm for a network on a chip has been discussed by Salehi Arash Dana et.al[4] which clearly explains the selection of the best routing path by the removal of the congestion areas in the NoC. E.B. Nejad et.al [5] describes the fuzzy-based routing and Scheduling algorithms for the Input selection by the NoC based on the principle of priority logics. M.Li et al. presented a static XY algorithm with congestion condition to route the NoC[8]. The local information is used to identify the neighbouring routers to decide the next hop.

III. NoCFramework

The number of cores and IP modules are present in System on Chip, to interconnect all those things a bus-based interconnected architecture is required to improve the required performance. But this bus-based interconnection does not provide the required latency, bandwidth and also

it consumes more power. To overcome these problems switching based interconnection is embedded to interconnect the IP modules, namely NoCs. On comparing with the bus-based interconnection, the NoC design has different routing strategies for efficient communication of IP modules. The network on chip architecture includes links, router and network interface. The link that physically connects the IP modules, which provides the communication between them. The router that implements the communication protocol, which receives the packets from shared links and that information is forwarded to another shared link or core. The communication protocol defined with certain policies to handle the common situations like packets arriving at the same time or disputing the same channel, avoiding deadlock and livelock situations, reducing the communication latency, increasing the throughput, etc. The network interface or network adaptor makes the logical connection between network and IP cores. A routing function determines the path of a packet from its source node to the destination node. Most networks use deterministic routing schemes for simplicity. In contrast, Intellectual Power-Aware Routing(IPAR) enhance the throughput and latency with low power.

IV. Proposed IPAR Working Methodology

The working mechanism of the IPAR algorithm can be split into the two-phases which follows Intellectual Distance Mechanisms(IDM) and Power AwareMechanisms(Write/Read operations).

A. IDM Phases:As the First Step, Since NoC is connected with the different masters and the slaves. The master sends the Control Signal to find the one-hop distance regarding the Slave's position. During this phases, different X and Y Coordinates of the slaves will be identified and it searches the best and least distance of the slave with respect to the master. The intellectual

shortest distance between the cores and the master will take place at this phase. In this phase, placements of the different cores have been known to the master after mapping in the SoC. The Placements of the different cores are shown in Figure 1. The IDM phases include the

selection of the cores to participate in the network by the distance between the master and Slaves. The distance can be measured by the X-Y Coordinates between the Cores and by forming the intellectual rules minimum distance will be calculated.




Fig.1 Mode of Connection between the Master and Slaves in NoC




Fig.2 Placements of the Different Cores in the SoC communication between the Master and the Slave

Figure 3 shows the slave core which is at X5,Y5 has been selected as the core since the sixth coordinate core are situated in the minimum X-Y distance. It shows the Selection of the Cores by the Master(IDM Phase) in which the green colour shows the On state, the Yellow colour

shows the next shortest distance cores for the next phase and the other cores in the off state. Figure 4 Shows the Selection of the Next Cores by the Master(IDM Phases) in which the green colour shows the On state, Red colour shows the OFF state.




Fig.3 Selection of the Cores by the Master(IDM Phase)

B. Power Aware Cycles of Operations:In the next phase, the least distance cores will be selected by the master for read and write operations. The read and write operations will take place between the master and the cores depends on the energy to be calculated depends on the least distance. This new model is known to be Power-Aware read/Write Operations. This Phase communication between the Master and the LDM-Slaves will be taken care and all other

remaining cores will not participate in the networking. Figure 5 Energy consumption for the cores depends on the distance in which the Power-aware read and write cycles will take place between the cores and the Master.

V. Power Models

The power models for the network on chip interconnection can be modelled as follows :

$$P_t = P_{wr} + P_{rd} + P_{L+Px} \dots\dots\dots (1)$$

Which can be modified as

$$P(k) = \{ (J(i) \times \sum S.A(k)) / T \} \dots\dots\dots (2)$$

Where, S.A(k) - Switching activity operations
 N(k) - Number of Operations
 Prd - Power for read operations
 Pwr - Power for write operations
 PL - Power for Links
 Px - Power for the Bus Implementation
 J(i) - Functional with respective to I

terms

Now the mathematical model for the IDM can be given as follows as

$$D(M,S) = \text{Min}(X,Y) \dots\dots\dots (3)$$

Where P(M,S) - Power required for the master and Slave Operations.

Where, D(M,S) - Distance between the master and slave

Min(X,Y) - Minimum X-Y Coordinates between the Master and Slave.

Again the Distance model can be rewritten as follows as

$$D(M,S) = D_t = \text{Min}(X,Y) \dots\dots\dots (4)$$

Where, D_t = least Distance between the Master and Slave

By combining all above equations, Intellectual rules can be formulated as follows as

$$P(M,S) = \begin{cases} P_m & \text{when } D_t = D \\ 0 & \text{when } D_t \neq D \end{cases} \dots\dots\dots (5)$$




Fig.4 Selection of the Next Cores by the Master (IDM Phases)

Again the Power Aware Read and write Cycles can be calculated by following equations:

$$P_{td} = \sum D(M, S) \times P_m \times P_L \times P_x \dots\dots (6)$$

Where, P_{td} - Total Power consumed in the cores between the master and the slaves.

For the PAW Operations Power can be calculated as follows

$$P_w = P_{td} \times N_w \dots\dots (7)$$

$$P_r = P_{td} \times N_r \dots\dots (8)$$

Where, P_w is the Power for Write Operations and P_r is the Power for read Operations and N_w/N_r are the No of Cycles for Read/Write Operations.




Fig.5 Energy consumption for the cores depends on the distance

```

    graph TD
      A[Start the Process of Placing the Master and Slave] --> B[Master Gets the X, Y Mappings of the Slaves]
      B --> C[Calculates the MIN(X, Y)]
      C --> D[Maintains the Power Required Depends on MIN(X, Y)]
      D --> E[Communication Established Based on Minimum Power]
    
```

Fig.6 Flowchart for Description ofIDM mechanisms in NOC Communication

The algorithm can be defined as follows for the mechanisms can be defined taking the one master with the number of the slaves. The basic working mechanism is shown in figure 6. Initially, the master and slave nodes are placed based on the given task. Master gets the X, Y mappings of all the slaves and the distance between each slave is calculated. The minimum distance is identified and the communication between master and slave will be established based on the minimum power and minimum distance slave.

VI. Results and Discussion

The methodology was implemented on the Xilinx Zynq SoC platform with Verilog programming. The Zynq SOC has Dual ARM-Cortex Boards and the One FPGA Cores in which the ARM Core has been taken as the Applications master and IPs has been tested using FPGA Synthesis. Power calculated for the

single-core communication between the master and slave is given as follows. The Comparative Analysis shows the Power Analysis of the different IP Communication using IDM concerning the Adaptive Intelligent algorithms such as Fuzzy logic is shown in Table 1. The average power consumption of the testbed has been calculated by running the testbed continuously by getting the Inputs from the sensors connected. The algorithm has been tested with the SoC for the different IPs communication and the throughput/efficiency has been calculated based on the equation given as follows as

$$TP = \text{Time taken for the execution of single IP application} \times \text{Power taken for the IP communication}$$

$$Performance = \frac{TP}{Total\ time\ taken}$$




Fig.7 Simulation Results shows the PAW and PAR Cycles of Operations

Table 1 Power consumption of the Single Core communication between the Master and Slave

Parameters	Adaptive Fuzzy	Proposed IPARSystem
Total Power	1.031nW	0.367nW

The performance of the system is calculated by running the device for several hours. The performance results suggested that our proposed

method consumes less power when compared with an adaptive fuzzy algorithm.




Fig.8 Performance comparison (Time vs Power)

VII. Conclusion

The Algorithm has been designed for heterogeneous emergency real-time rescue applications where the Intelligence of the power is mandatory. The power consumption for this NOC when integrated with SoC can be used for the different emergency cases such as in healthcare, defence and telecommunication systems. The algorithms prove to be vital and it shows the pivotal increase in the 20-25% decrease in the power when compared to the other algorithms.

References:

1. Masoud Dehyadegari, Masoud Daneshtalab, Masoumeh Ebrahimi, JuhaPlosila, SiamakMohammadi, “An

- adaptive fuzzy logic-based routing algorithm for networks-on-chip”, IEEE NASA/ESA Conference on Adaptive Hardware and Systems, pp.208-214, 2011.
2. S.Palanivel Rajan, “Review and Investigations on Future Research Directions of Mobile Based Telecare System for Cardiac Surveillance”, Journal of Applied Research and Technology, ISSN No.: 1665–6423, Vol. 13, Issue 4, pp. 454- 460, 2015.
3. Nastaran Salehi, Ahmad Khademzadeh, Arash Dana, “Power Distribution in NoCs Through a Fuzzy Based Selection Strategy for Adaptive Routing”, 13th Euromicro Conference on Digital

- System Design: Architectures, Methods and Tools, pp.45–52, 2010.
4. S.Palanivel Rajan, R.Sukanesh, “Viable Investigations and Real Time Recitation of Enhanced ECG Based Cardiac Tele-Monitoring System for Home-Care Applications: A Systematic Evaluation”, *Telemedicine and e-Health Journal*, ISSN: 1530-5627, Online ISSN: 1556-3669, Vol. No.: 19, Issue No.: 4, pp. 278-286, 2013.
 5. Mehdi Taassori, SadeghNiroomand, SenerUysal, A.Hadi-Vencheh, Béla Vizvári, “Fuzzy-based mapping algorithms to design networks-on-chip”, *Journal of Intelligent and Expert Systems*, vol. 31, no.1, pp. 27-43, 2016.
 6. S.Palanivel Rajan, R.Sukanesh, “Experimental Studies on Intelligent, Wearable and Automated Wireless Mobile Tele-Alert System for Continuous Cardiac Surveillance”, *Journal of Applied Research and Technology*, ISSN No.: 1665–6423, Vol. No. 11, Issue No.: 1, pp.133-143, 2013.
 7. Nastaran Salehi, Arash Dana, “A fuzzy-based power-aware routing algorithm for network on chip”, *IEEE International Conference on Advanced Communication Technology*, pp.159 - 163, 2010.
 8. S.Palanivel Rajan, V.Kavitha, "Diagnosis of Cardiovascular Diseases using Retinal Images through Vessel Segmentation Graph", *Current Medical Imaging Reviews*, Online ISSN No.: 1875-6603, Print ISSN No.: 1573-4056, Vol. No.: 13, Issue : 4, pp. 454-459, 2017.
 9. Ebrahim BehrouzianNejad, Ahmad Khademzadeh, KambizBadie and Amir Masoud Rahmani, “A fuzzy-based performance-enhancing input selection technique for network-on-chip”, *Scientific Research and Essays*, Vol. 6(15), pp. 3252-3260, 2011.
 10. S.Palanivel Rajan, et.al., “Intelligent Wireless Mobile Patient Monitoring System”, *IEEE Digital Library Xplore*, ISBN No. 978-1-4244-7769-2, INSPEC Accession Number: 11745297, IEEE Catalog Number: CFP1044K-ART, pp. 540-543, 2010.
 11. Hao Ying, “Fuzzy Control and modelling-analytical foundation and applications”, *IEEE Press Series on Biomedical Engineering*, 2000.
 12. S.Palanivel Rajan, C.Vivek, “Analysis and Design of Microstrip Patch Antenna for Radar Communication”, *Journal of Electrical Engineering & Technology (SPRINGER)*, Online ISSN No.: 2093-7423, Print ISSN No.: 1975-0102, Vol. No.: 14, Issue : 2, DOI: 10.1007/s42835-018-00072-y, pp. 923–929, 2019.
 13. W. J. Dally and B. Towles, “Route Packets, Not Wires: On-Chip Interconnection Networks,” *Proceedings of the 38th Design Automation Conference*, pp. 684-689, 2001.
 14. S.Palanivel Rajan, “Recognition of Cardiovascular Diseases through Retinal Images Using Optical Cup to Optic Disc Ratio”, *Pattern Recognition and Image Analysis Journal*, Online ISSN No.: 1555-6212, Print ISSN No.: 1054-6618, Vol. No.: 30, Issue : 2, pp. 254–263, 2020.
 15. G. Ascia, V. Catania, M. Palesi, D. Patti, “Implementation and Analysis of a New Selection Strategy for Adaptive Routing

- in Networks-on-Chip”, IEEE Transactions on Computers, 57(6), pp. 809-820, 2008.
16. M.Paranthaman, S.Palanivel Rajan, “Design of H Shaped Patch Antenna for Biomedical Devices”, International Journal of Recent Technology and Engineering, ISSN: 2277-3878, Vol.: 7, Issue:6S4, pp. 540-542, 2019.
 17. M. Li, Q.A. Zeng, and W.B. Jone, “DyXY- A Proximity Congestion-Aware Deadlock-Free Dynamic Routing Method for Networks on Chip”, Proc. ACM/IEEE Design Automation Conf., pp. 849-852, 2006.
 18. S.Palanivel Rajan, R.Sukanesh, S.Vijayprasath, “Analysis and Effective Implementation of Mobile Based Tele-Alert System for Enhancing Remote Health-Care Scenario”, HealthMED Journal, ISSN : 1840-2291, Vol. : 6, Issue 7, pp. 2370–2377, 2012.
 19. H.S.Wang, X.P.Zhu, L.S. Peh and S.Malik, “Orion: A power performance simulator for interconnection networks”, In Proc. International Symposium on Microarchitecture, pp. 294-305, 2002.
 20. S.Palanivel Rajan, M.Paranthaman, “Characterization of Compact and Efficient Patch Antenna with single inset feeding technique for Wireless Applications”, Journal of Applied Research and Technology, ISSN: 1665–6423, Vol. 17, Issue 4, pp. 297-301, 2019.
 21. Sg.Yang, L. Li, Y. Xu, Y.Zhang, B. Zhang, “A power-aware adaptive routing scheme for network on a chip”, International Conference on ASIC, pp.1301-1304, 2007.
 22. S.Palanivel Rajan, K.Sheik Davood, “Performance Evaluation on Automatic Follicles Detection in the Ovary”, International Journal of Applied Engineering Research, ISSN : 0973-4562, Vol. 10, Issue 55, pp. 1-5, 2015.
 23. D. Driankov, H. Hellendoorn and M. Reinfrank, “An introduction to fuzzy control”, Springer-Verlag, Berlin, New York, 1993.
 24. D. Wu, B.M. Al-hashimi, and M.T. Schmits, “Improving Routing efficiency for Network-on-Chip through Contention-Aware Input Selection”, Proc. Asia and South Pacific Design Automation Conf., pp.36-41, 2006.
 25. C.Vivek, S.Palanivel Rajan, "Z-TCAM : An Efficient Memory Architecture Based TCAM", Asian Journal of Information Technology, ISSN : 1682-3915, Vol. : 15, Issue : 3, pp. 448-454, 2016.
 26. L. Shang, L.S. Peh and N. K. Jha, “PowerHerd: Dynamic Satisfaction of Peak Power Constraints in Interconnection Networks”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25(1), pp.92 - 110, 2006.