

9T SRAM CELL WITH MT-SVL TECHNIQUE FOR LEAKAGE POWER REDUCTION

Kothamasu Jyothi ¹, Aswini Valluri ², P. Vijaya Lakshmi ³, Sarada Musala ⁴

Dept. of Electronics and Communication Engineering

Vignan's Foundations for Science Technology and Research, Deemed to be University, A.P, India.

kothamasujyothi1993@gmail.com¹, aswini.valluri@gmail.com², posanivijaya@gmail.com³, sarada.marasu@gmail.com⁴

Abstract: With the technology scaling there is a decrease in transistor size and increase in number of the transistors per a chip. It causes tremendous increase in complexity and the power dissipation of circuits. This paper mainly focuses on reduction of leakage power dissipation in SRAM 9T cells by employing multi threshold self controllable voltage level circuits (LSVL & USVL). The Simulation results show that with the employment of MT-SVL technique, leakage power is being reduced compared to the improved SVL technique. The overall simulation is done with CMOS 180nm technology, using the tool of Cadence Virtuoso.

Keywords—SRAM, leakage power, MT-SVL, Improved SVL, 180-nm technology.

I. INTRODUCTION

With the advancement in the CMOS technologies, usage of the portable devices is increasing as they are small in size, easy to carry and reliable. In integrated circuits 40% of the power from the supply is consumed due to standby power dissipation [1]. These days it is possible for the designer to design the chip with, low power consumption, high speed, less area and high packing density [2]. The technology node estimated to be scaled down to 7-32 nm scale in near future with advancement of FINFET. As we are emerging to nanometer scale devices, certain features of device are deteriorated: power dissipation increases as number of transistors per chip increases, gain decreases, sensitivity to small fluctuation during manufacturing process and short channel effects. These parameters affect the reliability and yield of chip [3].

Such portable handheld devices need memory like SRAM, as they are faster and there is no need to refresh the memory periodically [4]. This is particularly true for microprocessors in which the

sizes of on-chip cache are developing with each generation in order to increase the speed of the processors and main memory [5]. Hence the requirement for SRAM is increasing with its great use in System-On-Chip as well as high performance VLSI circuits. In the designing of these memory cells leakage power dissipation is the major concern and data stability is degraded. The power dissipation is mainly of two types: switching and standby power dissipation. Mainly it is necessary to reduce the leakage power which reduces overall power dissipation drastically in SRAM.

Typical SRAM consists of four transistors organized in such a manner that two inverters are attached back to back for storing bit information, followed by two pass transistors in order to control the storage bit during the write and read operations. Apart from the storage it has two stable states which denotes 0 and 1 [6].

Leakage power dissipation in CMOS circuits is based on two reasons: Firstly leakage power is directly proportional to the number of transistor in CMOS circuit and secondly due to temperature dependence of the CMOS circuit. To reduce the leakage power a novel technique multi-threshold self controllable voltage level (MT-SVL) is introduced.

The paper is organized as follows: Section II provides working of 9T SRAM cell. Section III is about details of existing work with improved upper and lower SVL technique. Section IV is about the proposed method MT-SVL technique for a SRAM 9T cell to reduce standby power. Section V reflects the simulation results obtained using cadence virtuoso tool and lastly section VI is conclusion to the work done.

II. 9T SRAM CELL

The advantage of SRAM 9T cell is that it simultaneously reduces leakage power along with enhancement in the data stability. 9T SRAM cell completely separates the data with the bit lines as shown in Fig.1. The read process is performed by using a separate read signal line (RD). During read process, RD is made high and the write signal line (WL) is made low which deactivates the two access transistors (M5 & M6). The operation of M7 and M8 transistors is carried by depending on the information stored in the storage nodes. BL and BLB are discharged and charged based on the storage nodes data. During the write process, WL is made high and RD is made low making M9 to be in cutoff mode. This is how read operation and write operation are carried out in SRAM 9T cell.




Fig.1 SRAM 9T cell

III. SELF-CONTROLLABLE VOLTAGE LEVEL 9T SRAM CELL

In SVL method, the load circuit is operated with a full supply voltage in an active mode and a fraction of supply voltage when load circuit is in standby mode to reduce the standby power dissipation [7]. Therefore, in standby mode, an alternate path is made to slightly lower the voltage and relatively higher the voltage to the load by using an ON switch. Hence, V_{ds} of the OFF state MOSFETs reduces the substrate voltage V_{sub} which further increases the V_{th} due to decrease in the sub threshold current. Self-controllable voltage level (SVL) circuits are classified into 3 types. They are (a) Lower SVL circuit, (b) Upper SVL circuit and (c) UL-SVL [8]. To reduce the leakage power to more extent an Improved SVL technique is designed.

Improved Upper and lower self-controllable voltage level circuit (I-USVL, I-LSVL) is shown in the Fig. 2 [9]. In standby mode PM1 is OFF to make sure that it provides a high resistance path between V_{dd} & V_d as shown in Fig.2(a). NM1 is ON and

produces a voltage of $V_{dd} - V_{th}$. NM2 transistor acts like a resistor so as to reduce the current through upper SVL circuit. Thus it reduces the leakage current. The operation is similar for Improved Lower self-controllable voltage level circuit (I-LSVL) as shown in Fig.2(b). LSVL circuit provides power to the load circuit in an active mode using NMOS. Also LSVL ensures to supply V_{ss} to the load in standby mode using PMOS transistors [10].




Fig.2: (a) I-USVL & (b) I-LSVL circuit

IV. PROPOSED MULTI THRESHOLD SVL 9T SRAM CELL

Multi threshold upper self-controllable voltage level circuit (MT-USVL) design is as shown in Fig.3(a). PM1 transistor provides full supply voltage to load circuit in active mode. NM1 supplies $-V_{th}$ to the load circuit in standby mode and NM2 acts as a resistor. In active mode, PMOS is on and both NMOS high threshold voltage transistors (V_{th}) are off providing full supply voltage to the load circuit. In standby mode PMOS is off and both NMOS transistors are on and diode transistor (NM2) acts as resistor which in turn reduces current. NMOS transistors are high V_{th} transistor which does not turn for small voltages. Hence supply voltage is reduced for load

circuit in standby mode thereby reducing the leakage power.




Fig.3: (a) MT-USVL &(b) MT-LSVL circuits
Multi threshold lower self-controllable voltage level circuit (MT-LSVL) is designed as shown in Fig.3(b). In active mode, NMOS is ON and both PMOS transistors with high threshold voltage (V_{th}) are OFF providing power to the load circuit. In standby mode NMOS is off and both PMOS transistors are on and diode transistor (PM1) acts as resistor in turn reducing the sub threshold current. NM1 provides high impedance path between V_d and V_{ss} . The MT-LSVL provides V_{ss} to the load in standby mode. As PMOS transistors are high V_{th} transistors they turn on for very small voltages.

The proposed method MT-SVL technique is being applied to 9T SRAM cell to evaluate the power dissipation in active and normal mode. The MT-SVL circuit links the SRAM cell to either V_{ss} or V_{dd} during the active mode of operation. In a standby mode, MT-SVL circuit links the SRAM cell to either reduced supply voltage or increased ground potential. Thus with the aid of high V_{th} transistors the standby power dissipation is reduced.

Fig.4, Fig.5 and Fig.6 gives the implementation of MT-USVL, MT-LSVL and MT-ULSVL techniques respectively for a 9T SRAM cell. The simulation results thus obtained for the 9T SRAM cell using the Multi T technique is presented in Section V.

Table1: MT-SVL operation

MODE	MT-USVL	MT-LSVL
Active mode	PM1 is ON NM1,NM2 are OFF	NM1 is ON PM1,PM2 are OFF
Standby mode	PM1 is OFF NM1,NM2 are ON	NM1 is OFF PM1,PM2




Fig.4: 9T SRAM cell with MT-USVL




Fig.5: 9T SRAM cell with MT-LSVL

V. SIMULATION RESULTS

The transient analysis of the proposed MT-USVL, MT-LSVL and MT-ULSVL circuits is shown in Fig.7, Fig.8 and Fig.9 respectively. This section represents the comparison results of the proposed method of MT-LSVL, MT-USVL and MT-ULSVL with 9T SRAM cell as shown in Fig.10, Fig.11 and Fig.12 respectively. Table.2 gives the comparison of the ULSVL method at various supply voltages.




Fig.6: 9T SRAM cell with MT-ULSVL




Fig.7: Transient response of the proposed MT-USVL




Fig.8: Transient response of the proposed MT-LSVL.




Fig.9: Transient response of the proposed MT-ULSVL.




Fig.10: Active and Standby power comparison of USVL circuit at 1.8V




Fig.11: Active and Standby power comparison of LSVL circuit at 1.8V




Fig.12: Active and Standby power comparison of ULSVL circuit at 1.8V

Table2: Delay, Active and Standby power of MT-ULSVL at different voltages

Supply Voltage(V)	Delay (ns)	Active Power(uw)	Standby Power
1.8	2.2075	4.058	1.014uW
1.7	2.5295	3.479	903.4pW
1.6	2.983	2.946	790.7pW
1.5	3.5455	2.45	23.61nW
1.4	4.2005	1.985	646.6pW
1.3	4.954	1.574	599.9pW

VI. CONCLUSION

ISVL and MTSVL techniques play crucial role in reducing leakage power in low power SRAM cells. In this paper the performance of SRAM 9T is analyzed and simulated with ISVL and proposed MTSVL techniques using 180nm technology files. The advantage of high V_{th} transistor in standby mode is that it reduces the power dissipation when the load circuit is off. Simulation results show that there is a decrease of 27% standby power with the proposed method. This MT-SVL technique can be applied for the low power SRAM designs including 6T, 7T, 8T, 10T cells.

REFERENCES

- [1] H. Pilo et al, "A 64 Mb SRAM in 32 nm high-k metal-gate SOI technology with 0.7 V operation enabled by stability, write-ability and read-ability enhancements," IEEE J. Solid-State Circuits, vol. 47, no. 1, pp. 97–106, Jan. 2012.
- [2] Swati S. Kumar, Gaurav Soni, "Power, Energy and SNM Optimization of 6TSRAM Cell using Power Gating Technique", 978-1-4799-1797-6/15 \$31.00 ©2015IEEE, DOI10.1109/CSNT.2015

[3] AnuTonk, Meenu Rani Garg, "STUDY OF SRAM AND ITS LOW POWER TECHNIQUES", IJECET, ISSN0976 – 6464(Print), ISSN 0976 – 6472(Online), Volume 6, Issue 2, February (2015), pp. 35-43© IAEME.

[4] Hemanthkumar C S ,Kariyappa B S , "Analysis of Low Power 7T SRAM Cell Employing Improved SVL (ISVL) Technique", 978-1-5386-2361-9/17/\$31.00 ©2017 IEEE.

[5] PN Vamsi Kiran, Nikhil Saxena, " Design and Analysis of different types of SRAM Cell topologies", 978-1-4788-7225-8/15/\$31.00 ©2015 IEEE.

[6] S.Nijantha, Prof. K.A.Dattathreya, "Design of Energy Efficient SRAM Cell to Improve the Stability of Read Operation" International Journal of Advanced Research in Computer and Communication Engineering Vol. 5, Issue 1, January 2016.

[7] ShyamAkashe, Meenakshi Mishra, and Sanjay Sharma, " Self-controllable Voltage Level Circuit for Low Power HIGH SPEED 7T SRAM CELL at 45nm TECHNOLOGY" 978-1-4673-0455-9/12/\$31.00 ©2012 IEEE.

[8] Akshaya.N, Bini Joy, SathiaPriya.M, Arul Kumar.M ." Design of SRAM Cell by Using Self-Controllable Voltage Level Circuits", 10.15680/ijrcce.2015.0302015, Vol.3, Issue 2, February 2015.

[9] B.S.K.Lakshmi, R.Vinay Kumar, " 9T SRAM Cell with Improved Self-Controllable Voltage Level Circuits", IJTEL, ISSN: 2319-2135, VOL.2, NO.6, December 2013.

[10] Vema Vishnu Priya, G. Ramesh." Design of 7T SRAM Cell Using Self-Controllable Voltage Level Circuit to Achieve Low Power", Paper ID: SUB157674, Volume 4 Issue 8, August 2015.1